PIC16F1946-I/PT【PDF 11/478 页】IC MCU 8BIT FLASH 64TQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3870

7页 8页 9页 10页 [11页]12页 13页 14页 15页

PIC16(L)F1946/47

DS41414D-page 108

2010-2012 Microchip Technology Inc.

10.1

Independent Clock Source

The WDT derives its time base from the 31 kHz

LFINTOSC internal oscillator. Time intervals in this

chapter are based on a nominal interval of 1 ms. See

Section 30.0 “Electrical Specifications” for the

LFINTOSC tolerances.

10.2

WDT Operating Modes

The Watchdog Timer module has four operating modes

controlled by the WDTE<1:0> bits in Configuration

Words. See Table 10-1.

10.2.1

WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to

‘11’, the WDT is always on.

WDT protection is active during Sleep.

10.2.2

WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to

‘10’, the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

10.2.3

WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to

‘01’, the WDT is controlled by the SWDTEN bit of the

WDTCON register.

WDT protection is unchanged by Sleep. See

Table 10-1 for more details.

TABLE 10-1:

WDT OPERATING MODES

10.3

Time-Out Period

The WDTPS bits of the WDTCON register set the

time-out period from 1 ms to 256 seconds (nominal).

After a Reset, the default time-out period is 2 seconds.

10.4

Clearing the WDT

The WDT is cleared when any of the following condi-

tions occur:

Any Reset

CLRWDT instruction is executed

Device enters Sleep

Device wakes up from Sleep

Oscillator fail

WDT is disabled

Oscillator Start-up Timer (OST) is running

See Table 10-2 for more information.

10.5

Operation During Sleep

When the device enters Sleep, the WDT is cleared. If

the WDT is enabled during Sleep, the WDT resumes

counting.

When the device exits Sleep, the WDT is cleared

again. The WDT remains clear until the OST, if

enabled, completes. See Section 5.0 “Oscillator

Module (With Fail-Safe Clock Monitor)” for more

information on the OST.

When a WDT time-out occurs while the device is in

Sleep, no Reset is generated. Instead, the device wakes

up and resumes operation. The TO and PD bits in the

STATUS register are changed to indicate the event. See

Section 3.0 “Memory Organization” and STATUS

register (Register 3-1) for more information.

WDTE<1:0>

SWDTEN

Device

Mode

WDT

Mode

XActive

Awake

Active

Sleep

Disabled

Active

Disabled

TABLE 10-2:

WDT CLEARING CONDITIONS

Conditions

WDT

WDTE<1:0> = 00

Cleared

WDTE<1:0> = 01 and SWDTEN = 0

WDTE<1:0> = 10 and enter Sleep

CLRWDT Command

Oscillator Fail Detected

Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK

Exit Sleep + System Clock = XT, HS, LP

Cleared until the end of OST

Change INTOSC divider (IRCF bits)

Unaffected

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式